Index Link

  • RootNode
    • Co-operative College, Mandalay
    • Cooperative College, Phaunggyi
    • Co-operative University, Sagaing
    • Co-operative University, Thanlyin
    • Dagon University
    • Kyaukse University
    • Laquarware Technological college
    • Mandalay Technological University
    • Mandalay University of Distance Education
    • Mandalay University of Foreign Languages
    • Maubin University
    • Mawlamyine University
    • Meiktila University
    • Mohnyin University
    • Myanmar Institute of Information Technology
    • Myanmar Maritime University
    • National Management Degree College
    • Naypyitaw State Academy
    • Pathein University
    • Sagaing University
    • Sagaing University of Education
    • Taunggyi University
    • Technological University, Hmawbi
    • Technological University (Kyaukse)
    • Technological University Mandalay
    • University of Computer Studies, Mandalay
    • University of Computer Studies Maubin
    • University of Computer Studies, Meikhtila
    • University of Computer Studies Pathein
    • University of Computer Studies, Taungoo
    • University of Computer Studies, Yangon
    • University of Dental Medicine Mandalay
    • University of Dental Medicine, Yangon
    • University of Information Technology
    • University of Mandalay
    • University of Medicine 1
    • University of Medicine 2
    • University of Medicine Mandalay
    • University of Myitkyina
    • University of Public Health, Yangon
    • University of Veterinary Science
    • University of Yangon
    • West Yangon University
    • Yadanabon University
    • Yangon Technological University
    • Yangon University of Distance Education
    • Yangon University of Economics
    • Yangon University of Education
    • Yangon University of Foreign Languages
    • Yezin Agricultural University
    • New Index

Item

{"_buckets": {"deposit": "57624b23-84c2-48ee-b915-ffcf5916ad27"}, "_deposit": {"id": "2715", "owners": [], "pid": {"revision_id": 0, "type": "recid", "value": "2715"}, "status": "published"}, "_oai": {"id": "oai:meral.edu.mm:recid/2715", "sets": ["user-uy"]}, "communities": ["ccm", "ccp", "kyauksetu", "ltc", "maas", "miit", "mlmu", "mmu", "mtlu", "mtu", "mub", "mude", "mufl", "pathein", "scu", "suoe", "tcu", "tgu", "tuh", "tum", "ucsm", "ucsmtla", "ucsmub", "ucspathein", "ucstaungoo", "ucsy", "udmm", "udmy", "uit", "um", "um1", "um2", "umkn", "umm", "uphy", "urj", "uvs", "uy", "yau", "ydbu", "ytu", "yude", "yueco", "yufl", "yuoe"], "control_number": "2715", "item_1583103067471": {"attribute_name": "Title", "attribute_value_mlt": [{"subitem_1551255647225": "FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER", "subitem_1551255648112": "en"}]}, "item_1583103085720": {"attribute_name": "Description", "attribute_value_mlt": [{"interim": "Formal Equivalence Verification (FEV) nowadays has emerged as a method in FPGA design flow. However, FPGA designers didn\u0027t give that much of importance of doing FEV on full-chip level. Unlike ASIC, the full chip of FPGA doesn\u0027t have any resemblance on a RTL code or Gate-level netlist unless a bitstream (generated via a synthesis tool) is loaded on it. Another reason is that most of the FEV tools are specifically used for ASIC design though some FPGA designers used FEV but not on performing logic equivalence between RTL/Gate-level netlist versus FGPA full-chip netlist.\r This paper designs a working process flow and discusses pitfalls encountered along the way. The researcher successfully performs Formal Equivalence Verification between RTL/Gate-level netlist and full chip FPGA using Conformal, a Cadence Logic Equivalence Checking Tool. This study will lay the foundation of performing Formal Equivalence Verification between RTL/Gate-level netlist and FPGA full-chip netlist. Since FEV exhaustively checks for errors and bugs, for future use it may help FPGA designers increase their design efficiency."}]}, "item_1583103108160": {"attribute_name": "Keywords", "attribute_value_mlt": [{"interim": "Formal Equivalence Verification"}]}, "item_1583103120197": {"attribute_name": "Files", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_access", "date": [{"dateType": "Available", "dateValue": "2020-05-05"}], "displaytype": "preview", "download_preview_message": "", "file_order": 0, "filename": "Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf", "filesize": [{"value": "872 Kb"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 872000.0, "url": {"url": "https://meral.edu.mm/record/2715/files/Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf"}, "version_id": "b831f26c-3185-42bc-be82-8cf80c718cbd"}]}, "item_1583103131163": {"attribute_name": "Journal articles", "attribute_value_mlt": [{"subitem_journal_title": "8th AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering"}]}, "item_1583103147082": {"attribute_name": "Conference papaers", "attribute_value_mlt": [{}]}, "item_1583103211336": {"attribute_name": "Books/reports/chapters", "attribute_value_mlt": [{}]}, "item_1583103233624": {"attribute_name": "Thesis/dissertations", "attribute_value_mlt": [{"subitem_supervisor(s)": []}]}, "item_1583105942107": {"attribute_name": "Authors", "attribute_value_mlt": [{"subitem_authors": [{"subitem_authors_fullname": "Esic, Jhon Ray M."}, {"subitem_authors_fullname": "Hora, Jefferson A."}, {"subitem_authors_fullname": "Raffifian, Edzel A."}]}]}, "item_1583108359239": {"attribute_name": "Upload type", "attribute_value_mlt": [{"interim": "Other"}]}, "item_1583108428133": {"attribute_name": "Publication type", "attribute_value_mlt": [{"interim": "Other"}]}, "item_1583159729339": {"attribute_name": "Publication date", "attribute_value": "2015"}, "item_1583159847033": {"attribute_name": "Identifier", "attribute_value": "https://uyr.uy.edu.mm/handle/123456789/430"}, "item_title": "FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER", "item_type_id": "21", "owner": "1", "path": ["1582967549708"], "permalink_uri": "http://hdl.handle.net/20.500.12678/0000002715", "pubdate": {"attribute_name": "Deposited date", "attribute_value": "2020-03-05"}, "publish_date": "2020-03-05", "publish_status": "0", "recid": "2715", "relation": {}, "relation_version_is_last": true, "title": ["FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER"], "weko_shared_id": -1}

FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER

http://hdl.handle.net/20.500.12678/0000002715
296f0a86-6259-4338-9580-4cae7800f4df
57624b23-84c2-48ee-b915-ffcf5916ad27
None
Name / File License Actions
Formal Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf (872 Kb)
Publication type
Other
Upload type
Other
Title
Title FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER
Language en
Publication date 2015
Authors
Esic, Jhon Ray M.
Hora, Jefferson A.
Raffifian, Edzel A.
Description
Formal Equivalence Verification (FEV) nowadays has emerged as a method in FPGA design flow. However, FPGA designers didn't give that much of importance of doing FEV on full-chip level. Unlike ASIC, the full chip of FPGA doesn't have any resemblance on a RTL code or Gate-level netlist unless a bitstream (generated via a synthesis tool) is loaded on it. Another reason is that most of the FEV tools are specifically used for ASIC design though some FPGA designers used FEV but not on performing logic equivalence between RTL/Gate-level netlist versus FGPA full-chip netlist.
This paper designs a working process flow and discusses pitfalls encountered along the way. The researcher successfully performs Formal Equivalence Verification between RTL/Gate-level netlist and full chip FPGA using Conformal, a Cadence Logic Equivalence Checking Tool. This study will lay the foundation of performing Formal Equivalence Verification between RTL/Gate-level netlist and FPGA full-chip netlist. Since FEV exhaustively checks for errors and bugs, for future use it may help FPGA designers increase their design efficiency.
Keywords
Formal Equivalence Verification
Identifier https://uyr.uy.edu.mm/handle/123456789/430
Journal articles
8th AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering
Conference papaers
Books/reports/chapters
Thesis/dissertations
0
0
views
downloads
Views Downloads

Export

OAI-PMH
  • OAI-PMH DublinCore
Other Formats