MERAL Myanmar Education Research and Learning Portal
Item
{"_buckets": {"deposit": "5e08dd45-5d7e-49ee-b97b-9e0dcde83352"}, "_deposit": {"id": "2211", "owners": [], "pid": {"revision_id": 0, "type": "recid", "value": "2211"}, "status": "published"}, "_oai": {"id": "oai:meral.edu.mm:recid/2211", "sets": ["user-uy"]}, "communities": ["ccm", "ccp", "kyauksetu", "ltc", "maas", "miit", "mlmu", "mmu", "mtlu", "mtu", "mub", "mude", "mufl", "pathein", "scu", "suoe", "tcu", "tgu", "tuh", "tum", "ucsm", "ucsmtla", "ucsmub", "ucspathein", "ucstaungoo", "ucsy", "udmm", "udmy", "uit", "um", "um1", "um2", "umkn", "umm", "uphy", "urj", "uvs", "uy", "yau", "ydbu", "ytu", "yude", "yueco", "yufl", "yuoe"], "control_number": "2211", "item_1583103067471": {"attribute_name": "Title", "attribute_value_mlt": [{"subitem_1551255647225": "INVESTIGATION OF A CLASS J-TUNED DOHERTYAMPLIFIER", "subitem_1551255648112": "en"}]}, "item_1583103085720": {"attribute_name": "Description", "attribute_value_mlt": [{"interim": "The continuous development of wireless communication standards working at different carrier frequencies and performance specifications (such as GSM, LTE, WiMAX, etc.) has imposed an increasing demand for flexibility and interoperability of communications hardware. At the transceiver side, this demand has been largely met through advances in Software-Defined Radio (SDR) technology, facilitating high levels of transceiver re-configurability. However, such advances are often limited by the capabilities of the front-end components such as the Power Amplifier (PA) [1].\r This work studies the potential enhancement of the multichannel performance of power amplifiers through the design of a Doherty Power Amplifier (DPA) using Class-J tuned carrier and peaking amplifiers. The DPA operation is based on load modulation between a carrier amplifier and a peaking amplifier that only turns on at high input power levels resulting in higher efficiency even at large back-off operation. This makes the DPA advantageous for signals with high peak-to-average power ratios [2]. On the other hand, Class J amplifier is better-suited for high bandwidth applications compared with the conventional classes of amplifiers (such as Class AB, Class E, Class F, etc.). It is inherently linear and it operates at a continuum of impedances that result to the same output power and\r efficiency over a wide range of frequencies [3]. The combination of the DPA and the Class J mode is expected to exploit the high efficiency of the DPA at back-off operation and the wideband characteristic of the Class J amplifier.\r The design used Cree\u0027s CGH4006P, a 6 W GaN HEMT, each for the Class AB biased carrier and Class C biased peaking amplifiers. It also used an off-the-shelf hybrid coupler able to maintain a 90° phase shift with unequal power split between the output ports as the power splitter. A tapered quarter wave transformer was used to combine the outputs of the carrier and peaking amplifiers. The carrier and peaking amplifiers were first designed separately to\r verify Class J operation and ensure stability. Matching networks were designed for the fundamental and second harmonic load impedances required for Class J operation. Moreover, the use of a single fundamental output matching network for the carrier and peaking amplifier was applied to minimize the undesired phase shift introduced by each amplifier.\r In the simulation, the design was implemented on a R04350B printed circuit board with 20 mil thickness. The design underwent harmonic balance simulation with input power and frequency sweep. Figure I shows the design schematic of the Class J - tuned DPA (left) and the efficiency performance versus output power at different frequencies (right). The design currently exhibits an output power of about 12 W with at least 8 dB gain and efficiency exceeding 47% at peak power and a usable fractional bandwidth of 52.6% from 1.4 GHz to 2.4 GHz. The simulation results show that the combination of the DPA with Class J carrier and peaking amplifiers is a promising architecture for improving bandwidth while maintaining high efficiency levels desirable for multichannel power amplifier operation. The actual layout was designed using Altium Designer and is currently undergoing fabrication"}]}, "item_1583103108160": {"attribute_name": "Keywords", "attribute_value_mlt": [{"interim": "back-off efficiency"}]}, "item_1583103120197": {"attribute_name": "Files", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_access", "date": [{"dateType": "Available", "dateValue": "2020-05-05"}], "displaytype": "preview", "download_preview_message": "", "file_order": 0, "filename": "Investigation of a class J-Tuned Doherty amplifier.pdf", "filesize": [{"value": "766 Kb"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 766000.0, "url": {"url": "https://meral.edu.mm/record/2211/files/Investigation of a class J-Tuned Doherty amplifier.pdf"}, "version_id": "7adf93e3-ef74-427b-8ade-ab7c02f82da1"}]}, "item_1583103131163": {"attribute_name": "Journal articles", "attribute_value_mlt": [{"subitem_journal_title": "8th AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering"}]}, "item_1583103147082": {"attribute_name": "Conference papaers", "attribute_value_mlt": [{}]}, "item_1583103211336": {"attribute_name": "Books/reports/chapters", "attribute_value_mlt": [{}]}, "item_1583103233624": {"attribute_name": "Thesis/dissertations", "attribute_value_mlt": [{"subitem_supervisor(s)": []}]}, "item_1583105942107": {"attribute_name": "Authors", "attribute_value_mlt": [{"subitem_authors": [{"subitem_authors_fullname": "Esteve, Bryan Edward P."}, {"subitem_authors_fullname": "Purisima, Miguel Carlo"}]}]}, "item_1583108359239": {"attribute_name": "Upload type", "attribute_value_mlt": [{"interim": "Other"}]}, "item_1583108428133": {"attribute_name": "Publication type", "attribute_value_mlt": [{"interim": "Other"}]}, "item_1583159729339": {"attribute_name": "Publication date", "attribute_value": "2015"}, "item_1583159847033": {"attribute_name": "Identifier", "attribute_value": "https://uyr.uy.edu.mm/handle/123456789/409"}, "item_title": "INVESTIGATION OF A CLASS J-TUNED DOHERTYAMPLIFIER", "item_type_id": "21", "owner": "1", "path": ["1582967549708"], "permalink_uri": "http://hdl.handle.net/20.500.12678/0000002211", "pubdate": {"attribute_name": "Deposited date", "attribute_value": "2020-03-05"}, "publish_date": "2020-03-05", "publish_status": "0", "recid": "2211", "relation": {}, "relation_version_is_last": true, "title": ["INVESTIGATION OF A CLASS J-TUNED DOHERTYAMPLIFIER"], "weko_shared_id": -1}
INVESTIGATION OF A CLASS J-TUNED DOHERTYAMPLIFIER
http://hdl.handle.net/20.500.12678/0000002211
http://hdl.handle.net/20.500.12678/000000221185c7306b-6a76-4b8a-8293-d293e8e13174
5e08dd45-5d7e-49ee-b97b-9e0dcde83352
Name / File | License | Actions |
---|---|---|
Investigation of a class J-Tuned Doherty amplifier.pdf (766 Kb)
|
|
Publication type | ||||||
---|---|---|---|---|---|---|
Other | ||||||
Upload type | ||||||
Other | ||||||
Title | ||||||
Title | INVESTIGATION OF A CLASS J-TUNED DOHERTYAMPLIFIER | |||||
Language | en | |||||
Publication date | 2015 | |||||
Authors | ||||||
Esteve, Bryan Edward P. | ||||||
Purisima, Miguel Carlo | ||||||
Description | ||||||
The continuous development of wireless communication standards working at different carrier frequencies and performance specifications (such as GSM, LTE, WiMAX, etc.) has imposed an increasing demand for flexibility and interoperability of communications hardware. At the transceiver side, this demand has been largely met through advances in Software-Defined Radio (SDR) technology, facilitating high levels of transceiver re-configurability. However, such advances are often limited by the capabilities of the front-end components such as the Power Amplifier (PA) [1]. This work studies the potential enhancement of the multichannel performance of power amplifiers through the design of a Doherty Power Amplifier (DPA) using Class-J tuned carrier and peaking amplifiers. The DPA operation is based on load modulation between a carrier amplifier and a peaking amplifier that only turns on at high input power levels resulting in higher efficiency even at large back-off operation. This makes the DPA advantageous for signals with high peak-to-average power ratios [2]. On the other hand, Class J amplifier is better-suited for high bandwidth applications compared with the conventional classes of amplifiers (such as Class AB, Class E, Class F, etc.). It is inherently linear and it operates at a continuum of impedances that result to the same output power and efficiency over a wide range of frequencies [3]. The combination of the DPA and the Class J mode is expected to exploit the high efficiency of the DPA at back-off operation and the wideband characteristic of the Class J amplifier. The design used Cree's CGH4006P, a 6 W GaN HEMT, each for the Class AB biased carrier and Class C biased peaking amplifiers. It also used an off-the-shelf hybrid coupler able to maintain a 90° phase shift with unequal power split between the output ports as the power splitter. A tapered quarter wave transformer was used to combine the outputs of the carrier and peaking amplifiers. The carrier and peaking amplifiers were first designed separately to verify Class J operation and ensure stability. Matching networks were designed for the fundamental and second harmonic load impedances required for Class J operation. Moreover, the use of a single fundamental output matching network for the carrier and peaking amplifier was applied to minimize the undesired phase shift introduced by each amplifier. In the simulation, the design was implemented on a R04350B printed circuit board with 20 mil thickness. The design underwent harmonic balance simulation with input power and frequency sweep. Figure I shows the design schematic of the Class J - tuned DPA (left) and the efficiency performance versus output power at different frequencies (right). The design currently exhibits an output power of about 12 W with at least 8 dB gain and efficiency exceeding 47% at peak power and a usable fractional bandwidth of 52.6% from 1.4 GHz to 2.4 GHz. The simulation results show that the combination of the DPA with Class J carrier and peaking amplifiers is a promising architecture for improving bandwidth while maintaining high efficiency levels desirable for multichannel power amplifier operation. The actual layout was designed using Altium Designer and is currently undergoing fabrication |
||||||
Keywords | ||||||
back-off efficiency | ||||||
Identifier | https://uyr.uy.edu.mm/handle/123456789/409 | |||||
Journal articles | ||||||
8th AUN/SEED-Net Regional Conference on Electrical and Electronics Engineering | ||||||
Conference papaers | ||||||
Books/reports/chapters | ||||||
Thesis/dissertations |