MERAL Myanmar Education Research and Learning Portal
Item / FORMAL EQUIVALENCE VERIFICATION BETWEEN RTL/GATE-LEVEL NETLIST AND FPGA FULL-CHIP NETLIST USING CADENCE CONFORMAL LOGIC EQUIVALENCE CHECKER / Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker
Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker
| File | License |
|---|---|
 Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf (872.1 kB)
sha256
f845a2e8d56a121d2c3b8978b7606f61261e61c4ac9e76936d623b6fcfe5f657
|
| Display File | Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf | |||||
|---|---|---|---|---|---|---|
| Text URL | ||||||
| Text URL | https://meral.edu.mm/record/2715/files/Formal equivalence verification between RTLGate-level Netlist and EPGA Full-Chip Netlist using Cadence conformal logic equivalence checker.pdf | |||||
| Format | application/pdf | |||||
| Size | ||||||
| Size | 872 Kb | |||||
| Version | Date Modified | Object File Name | File Size | File Hash Value | Contributor Name | Show/Hide |
|---|